Gleb Litvinchuk — Portfolio

About Me

Hi! My name is Gleb Litvinchuk. I am a final-year Bachelor's student at BUT FIT in Brno, Czech Republic.

My background is primarily in Python and C# development. I have worked on numerous personal projects and practical assignments to continuously improve my skills. Additionally, I have experience with C, Java, and C++.

I speak Czech, English, and Russian (native). I also love tinkering with ESP32, Raspberry Pi, and Arduino boards.

Python

C#

Hardware

Backend

My Projects

SOL25 Interpreter (PHP)

Custom interpreter for a designed language, written in PHP as part of a semester project.

View on GitHub

SOL25 Parser (Python)

Parser and semantic analyzer for the SOL25 language using Python.

View on GitHub

MiniZIG Compiler (C)

A compiler for the simplified Zig-like language, written in C.

View on GitHub

Bulb Puzzle Game (Java)

A semester project developed for the IJA course at BUT FIT. It's a logic puzzle game inspired by 'LightBulb' on Android. The goal is to rotate tiles on a board to connect wires from a power source to all bulbs and light them up.

View on GitHub

Autonomous Robot Simulation (C++)

Simulation game with basic AI robots navigating and interacting.

View on GitHub

Network Traffic Sniffer (С)

Implements packet sniffing using pcap and Linux networking structures.

View on GitHub

Embedded OS with FreeRTOS and Bare-Metal (C)

Developed two systems on ESP32: one using FreeRTOS (semaphores, task synchronization) and another using bare-metal C programming (polling, interrupt handling). Focused on comparing RTOS multitasking and bare-metal control.

View on GitHub

Postal Office Synchronization Simulator (С)

Simulated multi-process coordination using POSIX semaphores and shared memory in C, modeling clerk and customer interactions.

View on GitHub

8-bit CPU (VHDL)

Designed a simple CPU based on the Brainfuck instruction set using VHDL.

View on GitHub

School Manager (C#)

Desktop schedule planner application developed in C# with GUI.

View on GitHub

UART RX Module (VHDL)

Built a UART receiver module in VHDL to interface with serial data streams.

View on GitHub